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Over the past decade Spiking Neural Networks (SNN) have emerged as one of the popular ar-
chitectures to emulate the brain. In SNN, information is temporally encoded and communication
between neurons is accomplished by means of spikes. In such networks, spike-timing dependent
plasticity mechanisms require the online programming of synapses based on the temporal informa-
tion of spikes transmitted by spiking neurons. In this work, we propose a spintronic synapse with
decoupled spike transmission and programming current paths. The spintronic synapse consists of
a ferromagnet-heavy metal heterostructure where programming current through the heavy metal
generates spin-orbit torque to modulate the device conductance. Low programming energy and fast
programming times demonstrate the efficacy of the proposed device as a nanoelectronic synapse.
We perform a simulation study based on an experimentally benchmarked device-simulation frame-
work to demonstrate the interfacing of such spintronic synapses with CMOS neurons and learning
circuits operating in transistor sub-threshold region to form a network of spiking neurons that can
be utilized for pattern recognition problems.
I. INTRODUCTION
Brain-inspired computing models have emerged as one
of the most powerful tools for pattern recognition and
classification problems over the past few decades [1].
Such schemes attempt to develop abstract models of the
communication and functionalities involved in the neu-
rons and synapses in the human brain in order to con-
struct computing tools efficient at recognition and cog-
nitive tasks. However, implementation of such non-von
Neumann computing schemes on general-purpose super-
computers have not been able to harness the energy effi-
ciency of the human brain. The sequential fetch, decode
and execute cycles involved in traditional von-Neumann
computing are in complete contrast to the parallel, event
driven processing involved in the mammalian cortex. For
instance, the IBM Blue Brain project [2] utilized the
Blue Gene supercomputer to simulate brain activity in
animals and consumed orders of magnitude more energy
than the brain, even at neuron firing rates much slower
than the biological time scale.
Custom CMOS analog and digital VLSI neurocomput-
ing platforms have been also utilized to implement neu-
ron and synapse functionalities. The BrainScaleS [3],
SpiNNaker [4] and the IBM TrueNorth [5] are instances
of such neurocomputers based on conventional CMOS
technology. However, the significant mismatch between
the neuroscience mechanisms involved in the brain and
the CMOS transistors have limited the capability of such
computing technologies to achieve the area or power ef-
ficiency of the brain. For example, four 8-T SRAM cells
(32 CMOS transistors) are required to implement the
functionality of a single 4-bit synapse in a digital CMOS
implementation [6].
Recently neurocomputing architectures based on
emerging post-CMOS technologies have gained popular-
ity as they offer a direct mapping to many of the neu-
roscience mechanisms involved in biological synapses [7–
11] and neurons [12–14]. In order to achieve an integra-
tion density similar to the brain, neuromorphic comput-
ing architectures aim to achieve a fan-out of 10,000 for
each neuron, thereby requiring orders of magnitude more
synapses than neurons. Additionally, unsupervised learn-
ing using Spike-Timing Dependent Plasticity (STDP),
or other Hebbian learning rules, require online program-
ming of synapses during spike transmission. Hence, a
nanoelectronic device emulating synaptic functionalities
is an essential component of spiking neuromorphic archi-
tectures.
In this work, we propose a ferromagnet (FM)-heavy
metal (HM) multilayer structure where spin-orbit torque
induced by the programming current flowing through the
HM is the main underlying physical mechanism for gen-
erating synaptic plasticity. The ferromagnet is part of
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FIG. 1. Neuron and synapse dynamics in response to a spike
train.
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2a Magnetic Tunneling Junction (MTJ) structure where
spike voltage transmitted through the MTJ gets mod-
ulated by the MTJ conductance. The proposed three-
terminal device structure offers the advantage of decou-
pled spike transmission and programming current paths
thereby leading to efficient implementation of on-chip
learning. Further, the proposed synapse can be pro-
grammed at low current magnitudes and small program-
ming time durations and thereby consumes orders of
magnitude lower programming energy in comparison to
other state-of-the-art emerging synaptic devices. We dis-
cuss a comprehensive framework for simulating such spin-
tronic synapse based spiking neural systems from the de-
vice (including calibration to experimental results) to the
system level for performing recognition tasks.
II. SPIKING NEURAL NETWORKS:
PRELIMINARIES
II.1. Neuron and Synapse dynamics in Spiking
Neural Networks
A synapse is a junction connecting two neurons. The
transmitting neuron is termed as the pre-neuron while
the receiving neuron is termed as the post-neuron. The
pre-neuron transmits a train of voltage spikes which may
be represented by a set of Dirac-delta functions at time
instants tf ,
Vpre =
∑
f
δ(t− tf ) (1)
The synapse response to such a spike train is modelled
by,
τpost
dIpost
dt
= −Ipost + w
∑
f
δ(t− tf ) (2)
where, Ipost is the post-synaptic current produced by the
synapse characterized by weight w and τpost is the time-
constant of the post-synaptic current. Hence, the post-
synaptic current increases by an amount modulated by
the synapse conductance (weight) at each spike instant
and then starts decaying exponentially. The temporal
dynamics of the leaky-integrate-fire neuron in response
to such a post-synaptic current is given by,
τ
dVmem
dt
= −Vmem +Rmem
∑
i
Ipost,i (3)
where, Vmem is the membrane potential, Rmem is the
membrane resistance, Ipost,i is the post-synaptic current
input from the i-th neuron, and τ is the membrane time-
constant. Fig. 1 shows the temporal characteristics of
the neuron and synapse in response to a series of volt-
age spikes transmitted from the pre-neuron. When the
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FIG. 2. Network connectivity utilized for pattern recogni-
tion. Neurons with lateral inhibitory connections receive in-
put Poisson spike trains with average rate proportional to
pixel intensity.
neuron’s membrane potential Vmem crosses the threshold
Vthres, the membrane potential gets reset to Vreset and
does not vary for a time duration termed as the refractory
period.
II.2. Learning: STDP
According to the theory of Hebbian Learning [15],
synaptic weight or conductance is modulated depend-
ing on the spiking patterns of the pre-neuron and post-
neuron. STDP, a form of Hebbian learning, states that
the weight of the synapse increases (decreases) if the pre-
neuron spikes before (after) the post-neuron. Intuitively,
this signifies that the synapse strength should increase if
the pre-neuron spikes before the post-neuron as the pre-
neuron and post-neuron appear to be temporally corre-
lated. The relative change in synaptic strength decreases
exponentially with the timing difference between the pre-
neuron and post-neuron spikes. The STDP characteris-
tics have been formulated in a mathematical framework
based on measurements for rat hippocampal glutamater-
gic synapses [16],
∆w = A+ exp
(−∆t
τ+
)
,∆t > 0
= −A− exp
(
∆t
τ−
)
,∆t < 0
(4)
Here, A+, A−, τ+ and τ− are constants and ∆t = tpost −
tpre, where tpre and tpost are the time-instants of pre-
and post-synaptic firings respectively. We will refer to
the case of ∆t > 0 (∆t < 0) as the positive (negative)
time window for learning.
3II.3. Spike Frequency Adaptation
In order to model spike frequency adaptation mecha-
nisms observed in biological neurons, an additional slowly
varying adaptation parameter a is introduced in the tem-
poral dynamics of the neuron as,
τ
Vmem
dt
= −Vmem(1 + a) +Rmem
∑
i
Ipost,i (5)
The adaptation parameter a increases every time the
neuron spikes, otherwise it decays exponentially. This
implies that in case a neuron starts spiking at a high fre-
quency, the leak parameter starts to increase to reduce
its spike frequency.
II.4. Network Connectivity
Fig. 2 shows the network connectivity of spiking neu-
rons utilized for pattern recognition problems. Such a
network topology has been shown to be efficient in sev-
eral pattern recognition problems like digit recognition
[17] and sparse encoding [18]. Input image pixels are en-
coded as Poisson spike trains with average rate directly
proportional to the pixel intensity. These input spike
trains are received by all neurons in an excitatory layer
through synapses whose weights are learnt using STDP.
Each neuron in the excitatory layer is connected to a
corresponding neuron in an inhibitory layer such that
a spike in the excitatory neuron triggers a spike in the
corresponding neuron in the inhibitory layer. Each neu-
ron in the inhibitory layer is connected to all neurons in
the excitatory layer except the neuron from which it re-
ceived the input. This connectivity helps to implement
lateral inhibitory connections in the excitatory layer such
that when one neuron starts to spike in response to some
input pattern, it prohibits the other neurons from spik-
ing. However, in order to prevent a particular neuron
from dominating the spiking pattern due to lateral in-
hibitory connections, spike frequency adaptation mecha-
nism is also implemented in each neuron. The neurons
in the excitatory layer are assigned classes based on their
highest response (spike frequency) to input training pat-
terns.
III. SPINTRONIC SYNAPSE
III.1. Spin-orbit torque driven motion of
Dzyaloshinskii domain walls
In this section we provide a brief discussion on the un-
derlying physical phenomena involved in current induced
domain wall motion in heavy metal (HM) - ferromagnet
(FM) - insulator (I) multilayer structures.
Recent experiments on magnetic nanostrips of
Pt/CoFe/MgO and Ta/CoFe/MgO have revealed high
domain wall velocities due to charge current densities
that are two orders of magnitude lower than that achiev-
able by conventional spin-transfer torque (STT) [19]. Ad-
ditionally, domain wall motion was observed to be against
the direction of electron flow (i.e. in the direction of
current flow) in multilayer structures with Pt as the un-
derlayer, thereby suggesting that current induced spin-
orbit torque is the main mechanism of domain wall mo-
tion in such multilayer structures (with negligible contri-
bution from conventional STT) [19]. In such magnetic
heterostructures with high perpendicular magnetocrsy-
talline anisotropy (PMA), spin orbit coupling and broken
inversion symmetry leads to the stabilization of homochi-
ral domain walls through the Dzyaloshinskii-Moriya ex-
change interaction (DMI) [20]. We restrict our analysis
for Pt/CoFe/MgO multilayer structures for this text due
to the possibilities of achieving high domain wall veloc-
ities (∼ 400m/s) [21–23]. However, the analysis can be
easily extended to other magnetic heterostructures with
different underlayers.
Such interfacial DMI at the FM-HM interface leads
to the formation of a Ne´el domain wall with left-handed
chirality for Pt/CoFe/MgO multilayer structures [19, 21–
23]. The DMI strength in such structures with HM un-
derlayers has been observed to be sufficiently strong to
impose a Ne´el wall configuration in FMs where conven-
tional magnetostatics would have yielded a Bloch config-
uration [19]. When an in-plane charge current is injected
through the HM, a transverse spin-current is generated
due to deflection of opposite spin-polarizations on the
top and bottom surfaces of the HM. This phenomena is
termed as spin-Hall effect [24] and arises as a consequence
of spin-orbit torque. The accumulated spins at the FM-
HM interface leads to DMI stabilized Ne´el domain wall
motion. The direction of domain wall motion is in the
direction of charge current flow and the final magneti-
zation of the ferromagnet is given by the cross-product
of the direction of injected spins at the FM-HM interface
and the magnetization direction of the FM at the domain
wall location.
III.2. Device proposal for spintronic synapse
Such spin-orbit torque driven domain wall motion in
FMs due to charge current flow through a HM under-
layer leads to the possibility of a device structure that
can manifest decoupled spike transmission (read) and
programming (write) current paths. We propose a three-
terminal device structure consisting of a FM lying on top
of a HM (Fig. 3). The FM is part of an MTJ structure
where the FM is separated from a Pinned layer (magnetic
region whose magnetization is fixed) by a Tunneling Ox-
ide barrier (MgO). The FM has two additional Pinned
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FIG. 3. Device structure for a spintronic synapse with de-
coupled spike transmission and programming current paths.
Spike current flows through the MTJ structure between ter-
minals T1 and T3. Programming current flows through the
HM between terminals T2 and T3.
layers on either side to ensure that the domain wall sta-
bilizes at the extreme locations of the FM for sufficiently
large values of the programming current. While the spike
current flows through the MTJ structure between termi-
nals T1 and T3, the programming current flows through
the HM layer between terminals T2 and T3. Note that a
preliminary synaptic device proposal based on Bloch do-
main wall motion due to spin-orbit torque was explored
previously in Ref. [25]. However, an external magnetic
field was required to modulate the device conductance
during learning. Further the magnet width was not scal-
able beyond 100nm to ensure Bloch wall orientation. The
current device proposal based on Ne´el wall motion is not
only more energy efficient, but also requires no external
magnetic field for domain wall motion due to the inherent
interfacial DMI. Further this work provides a synergistic
device-circuit-system perspective for the implementation
of STDP in SNNs utilizing the proposed spintronic device
as the core building block.
The location of the domain wall in the FM encodes
the resistance of the device lying in the path of the spike
current between terminals T1 and T3 and thereby im-
plements the synaptic functionality. On the other hand,
the programming current path is completely decoupled
(between terminals T2 and T3) and the resistance in the
path of the programming current is mainly determined
by the HM resistance. It is worth noting here that al-
though some amount of spike current will flow through
the HM, the magnitude of this current can be maintained
to sufficiently low values below the domain wall depinning
current since the synapses are required to drive CMOS
neurons operating in the subthreshold regime.
III.3. Synaptic plasticity mechanism
Programming current flowing from terminal T2 to ter-
minal T3 results in domain wall motion in the same di-
rection so that the +z domain in the FM starts to expand
and vice versa. For a given duration of the programming
current pulse, the domain wall displacement is directly
proportional to the magnitude of the programming cur-
rent.
On the other hand, the device conductance between
terminals T1 and T3 varies linearly with the domain
wall position. Let us denote the conductance of the de-
vice when the entire FM magnetization is parallel (anti-
parallel) to the Pinned layer as GP (GAP ), i.e. the do-
main wall is at the extreme right (left) of the FM. Thus,
for an intermediate position of the domain wall at a po-
sition x from the left-edge of the MTJ, the device con-
ductance between terminals T1 and T3 is given by,
Geq = GP .
x
L
+GAP .
(
1− x
L
)
+GDW (6)
where, L denotes the length of the MTJ excluding the
domain wall width and GDW represents the conduc-
tance of the wall region. It is worth noting here, that
L,GDW , GP and GAP are all constants (for constant
voltage drop across the MTJ). Due to such a linear re-
lationship between domain wall position and device con-
ductance, the programming current is directly propor-
tional to the change in device conductance (which en-
codes the synaptic weight) for a fixed duration of the
programming signal.
III.4. Spiking neuromorphic architecture based on
spintronic synapse
Fig. 4 represents possible arrangement of a spintronic
synapse with access transistors MA1 −MA4 to decouple
the programming and spike current paths. The access
transistors act as switches to select the appropriate ter-
minals of operation for the device. The operating mode of
the synapse, i.e. the spike transmission mode or program-
ming mode is accomplished by the control signal POST.
The POST signal is activated during the programming
mode of operation of the synapse.
The PRE line is used to pass the necessary amount
of programming current required for the corresponding
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FIG. 4. Spintronic synapse with access transistors to decouple
the programming and spike current paths.
5weight change involved due to the delay between the
pre-neuron and post-neuron spikes. A negative (posi-
tive) current should flow through the HM for the negative
(positive) time window duration. Since the programming
current amplitude is directly proportional to the amount
of weight change, the current signal flowing through the
HM should vary in a similar fashion as the STDP learn-
ing curve (exponentially) with the time delay between
the pre-neuron and post-neuron spikes.
For simplicity, let us discuss the case for the posi-
tive time window. The exponential variation of current
through the HM can be obtained by a transistor oper-
ating in sub-threshold regime since the current flowing
through the transistor will vary exponentially with the
gate to source voltage. Thus for a linear increase of volt-
age of the PRE line with time, the transistor MSTDP
will be driven from cut-off to saturation regime when the
POST signal is activated and an appropriate program-
ming current should flow through the HM. It is worth
noting here that the HM resistance∼ a few hundred ohms
and the maximum programming current required is ∼ a
few tens of µA, thereby leading to a very small voltage
drop across the device when the POST signal is activated.
Fig. 4 shows the interface circuits involved in the synapse
programming for the positive time window. A similar ap-
proach can be adopted to program the synapses for the
negative time window (by utilizing an NMOS operating
in sub-threshold saturation driven by a linearly increas-
ing gate voltage to pass programming current from termi-
nals T3 to T2) and the two learning circuits for the neg-
ative and positive timing windows have to be activated
sequentially everytime the pre-neuron spikes. Since the
time duration involved in programming is ∼ a few ns in
comparison to learning time constants used in this work
∼ µs, the POST signal essentially samples the neces-
sary amount of programming current from the PRE line
(programming current magnitude determined by MSTDP
transistor).
In our proposed programming scheme, we program the
synapses only when the post-neuron spikes. Hence, in
order to account for the negative and positive time win-
dows involved in STDP learning, the POST signal should
be activated with a delay corresponding to the time du-
ration of the negative timing window in order to sample
the programming current contributions from the learning
circuits for both the timing windows.
Arrangement of synapses in an array fashion as shown
in Fig. 5, interfaced with CMOS neurons can lead to
dense spiking neuromorphic architectures. Please note
that the access transistors MA2 and MA4 for terminal T3
of the device (Fig. 4) can be shared across the row such
that the corresponding horizontal line connecting termi-
nals T3 for the devices in a particular row are driven to
GND (POST signal is HIGH) or the post-neuron circuit
(POST signal is LOW). Details of the CMOS circuits
involved in the programming scheme and neuron imple-
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FIG. 5. Possible arrangement of synapses in an array inter-
faced with CMOS neurons and programming circuits. The
figure shows synapses connecting pre-neurons A and B to
post-neurons C and D.
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to post-neurons C and D.
mentation will be discussed in the next section.
IV. CMOS LEARNING AND NEURON
CIRCUITS
IV.1. Sub-threshold circuit for STDP learning
The circuit involved in generating the PRE signal is
discussed in this section. Fig. 6 shows the sub-threshold
CMOS circuit used to generate the PRE signal for pre-
neuron A connecting to post-neurons C and D. We dis-
cuss the mechanism for generating the signal for the pos-
itive time window. A similar design can be used to gener-
ate the programming current for the negative time win-
dow. The circuit was originally proposed in [26] as a reset
and discharge synapse. However it failed to emulate the
post-synaptic dynamics of biological synapses as the cir-
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FIG. 7. Detailed timing diagrams demonstrating the implementation of (a) potentiation (positive timing window) and (b)
depression (negative timing window) in the spintronic synapse. POST is the control signal that is activated during programming
while PRE is the gate voltage of the MSTDP transistor that implements synaptic plasticity. Duration of the programming
current is determined by the duration of the POST signal while the magnitude is determined by the value of the PRE signal
when the POST signal is high.
cuit response depends only on the previous input spike
[27]. In this work, we employ this circuit to implement
STDP learning in our proposed device.
The transistor Mp acts as a switch. When the pos-
itive time window starts, the transistor Mp receives a
low-active pulse and gets turned ON. As a result, the
node PRE, A is set to the bias voltage Vw. After the
transistor Mp is switched OFF, the transistor Mt, op-
erating in sub-threshold saturation regime, provides a
constant current to linearly charge the capacitor Cp at
a rate ItCp . Hence, if the transistor MSTDP is operated in
sub-threshold saturation, exponential dynamics will be
observed in the output current ISTDP . The current flow-
ing through transistor MSTDP for an input pulse at time
t = tn is given by,
ISTDP = I0e
−UTCp(t−tn)
kIt (7)
where, k is the sub-threshold slope factor and UT is the
thermal voltage. Hence, whenever the pre-neuron spikes,
the circuits for generating the STDP characteristics for
the negative and positive time windows are activated se-
quentially. When learning starts for the positive timing
window, a short pulse is applied to the gate of the tran-
sistor Mp so that the circuit is reset and the node PRE, A
is charged to Vw. When the post-neuron does not spike,
the transistor MSTDP is in cut-off since the POST sig-
nal is deactivated and the access transistors for program-
ming are turned OFF. Once the post-neuron spikes, the
programming current path gets activated and the tran-
sistor MSTDP switches to the sub-threshold saturation
regime and transmits the necessary amount of program-
ming current through the device. Note that apart from
the transistor MSTDP (one transistor for each of the pos-
itive and negative timing windows), the entire learning
circuitry can be shared across the column of the crossbar
array.
The operation is discussed in details in Fig. 7. Let
us first describe the case for the positive timing win-
dow, i.e. post-neuron spiking after the pre-neuron (Fig.
7(a)). (−∆)/(+∆) represents the duration during which
the learning circuits for the negative/positive timing win-
dows are activated sequentially for the corresponding pre-
neuronal firing event. The control signal POST is acti-
vated after a duration (∆) the post-neuron spikes. As
described in the figure, magnitude of the programming
pulse is determined by the current being passed by the
programming transistor MSTDP (value of the PRE volt-
age when the POST signal is active) and the duration is
determined by the duration of the POST signal. Since
the PRE signal varies in ∼ µs time scale and does not
almost change during the programming time duration
(∼ ns time scale), it ensures that the programming cur-
rent magnitude is almost constant and is equal to the
sampled value from the exponential STDP dynamics cor-
responding to the appropriate spike timing difference.
As mentioned previously, since the programming cur-
rent magnitude is directly proportional to the amount of
change in the MTJ conductance, exponential STDP char-
acteristics is implemented in the spintronic device. Sim-
ilar discussions are valid for the negative timing window
(Fig. 7(b)) where the post-neuron spikes before the pre-
neuron. In this case, the POST signal is activated dur-
ing the negative window (−∆) and the NMOS transistor
passes an appropriate amount of programming current in
the opposite direction through the device. Circuit-level
simulations confirming the proposal have been demon-
strated in Fig. 11(b).
7IV.2. Differential Pair Integrator circuit for
post-synaptic current generation
The Differential Pair Integrator (DPI) circuit has been
a popular mechanism for generating synaptic dynamics
[28] and integration of such DPI circuits with memris-
tor synapses has been recently proposed [29]. Fig. 8(a)
shows how such DPI circuits can be integrated with
our proposed spintronic synapses to generate exponential
post-synaptic currents in response to input spikes. As-
suming all transistors are in sub-threshold saturation and
using the translinear principle [28, 29] it can be shown
that the output current Isyn exhibits temporal dynamics
of the form,
τsyn
dIsyn
dt
+ Isyn =
IwIth
It
(8)
where, τ = CUTkIt . The above relationship is valid if the
circuit is operated in the linear region (It  Iw). The
bias voltage Vw acts as a scaling gain factor for the post-
synaptic current. On the arrival of an input spike, the
current Iw gets modulated by the MTJ conductance and
thereby causes Isyn to increase by an amount governed
by the synaptic weight. When there is no spike transmis-
sion, Isyn decreases exponentially thereby emulating the
synaptic dynamics discussed earlier. The access transis-
tors driven by POST signal have not been shown in Fig. 8
but are present in the design to ensure that the program-
ming current path is deactivated when spike transmission
path is enabled.
IV.3. Sub-threshold CMOS neuron
CMOS circuits operating in sub-threshold (Fig. 8(b))
have been shown to replicate a wide range of temporal dy-
namics observed in biological neurons like spike frequency
adaptation and refractory period generation [28, 30, 31].
When operated in the sub-threshold regime, the main
mechanism of carrier transport in CMOS transistors is
diffusion, thereby emulating the mechanism of ion flow
in biological neuron channels [28].
Iin represents the input current provided to the neu-
ron. Using the translinear principle and assuming all
transistors in sub-threshold saturation, it can be shown
that the temporal dynamics of Imem is given by [28],
τmem
dImem
dt
+ Imem
(
1 +
Ia
It
)
=
IinIth
It
(9)
where, τ = CmemUTkIt . The above relation is again valid
when the DPI circuit operates in the linear region (i.e.
It  Iin).
We would like to conclude this section by relating
the computing models discussed in Section II to circuit
implementations discussed in Section IV. Postsynaptic
and neuron dynamics (referred in Eqs. 2 and 5) can
be directly mapped to the DPI circuit and subthreshold
CMOS neuron circuit (referred in Eqs. 8 and 9) respec-
tively. Readers are referred to Ref. [28] for details on
neuromorphic chips utilizing such analog CMOS neurons
and interfacing such circuits with post-CMOS synaptic
crossbar arrays. Our proposal in this work includes the
implementation of plasticity mechanism (referred in Eq.
4) in the spintronic device structure utilizing the device
concepts (presented in Section III) and learning circuit
primitives (presented in Section IV.1).
V. SIMULATION RESULTS
V.1. Simulation Framework
In order to simulate the SNN implementation based
on the proposed spintronic synapse, a hierarchical simu-
lation framework was utilized. Device-level simulations
of the spin-orbit torque induced domain wall motion was
performed in MuMax [32], a GPU accelerated micro-
magnetic simulation tool. A behavioral model of the
device was developed for subsequent simulation of such
synapses interfaced with CMOS neurons and learning
circuits. The circuit level simulations were performed
in HSPICE using a standard cell library in commercial
45nm CMOS technology. The device and circuit sim-
ulations were utilized to generate models of the plastic
synapses and spiking neurons to perform system level
simulations of a network of spiking neurons using Brian
simulator [33].
V.2. Device Level Simulations
The magnetization dynamics of the ferromagnet can
be described by solving Landau-Lifshitz-Gilbert equa-
tion with additional term to account for the spin-orbit
torque generated by spin-Hall effect at the FM-HM in-
terface [21, 34],
dm̂
dt
= −γ(m̂×Heff ) + α(m̂× dm̂
dt
) + β(m̂× m̂P × m̂)
(10)
where, m̂ is the unit vector of FM magnetization at each
grid point, γ = 2µBµ0~ is the gyromagnetic ratio for elec-
tron, α is Gilbert’s damping ratio, Heff is the effective
magnetic field, β = ~θJ2µ0etMs (~ is Plancks constant, J is
input charge current density, θ is spin-Hall angle [21], µ0
is permeability of vacuum, e is electronic charge, t is FL
thickness and Ms is saturation magnetization) and m̂P is
direction of input spin current. The effective field Heff
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also includes the field due to DMI and is given by,
HDMI = − 2D
µ0Ms
[
∂mz
∂x
x̂+
∂mz
∂y
ŷ −
(
∂mx
∂x
+
∂my
∂y
)
ẑ
]
(11)
Here, D represents the effective DMI constant and de-
termines the strength of DMI field in such multilayer
structures. A positive sign of D implies right-handed
chirality and vice versa. In the presence of DMI, the
boundary conditions at the edges of the sample is given
by,
∂m̂
∂n
=
D
2A
m̂× (n̂× ẑ) (12)
where, A is the exchange correlation constant and
n̂ represents the unit vector normal to the surface
of the FM. The simulation parameters are given in
Table I and was used for the rest of this work, un-
less otherwise stated. The parameters were obtained
experimentally from magnetometric measurements of
Ta(3nm)/Pt(3nm)/CoFe(0.6nm)/MgO(1.8nm)/Ta(2nm)
nanostrips [22]. Current density was estimated by as-
suming that the current flow is mainly through the
FM-HM layers in the stack structure [22].
TABLE I. Device Simulation Parameters
Parameters Value
Ferromagnet Dimensions 320× 20× 0.6nm3
Grid Size 4× 1× 0.6nm3
Heavy Metal Thickness 3nm
Domain Wall Width 7.6nm
Saturation Magnetization, Ms 700 KA/m
Spin-Hall Angle, θ 0.07
Gilbert Damping Factor, α 0.3
Exchange Correlation Constant, A 1 × 10−11J/m
Perpendicular Magnetic Anisotropy 4.8 × 105J/m3
Effective DMI constant, D −1.2× 10−3J/m2
9FIG. 10. The NEGF based transport simulation framework
was calibrated to experimental results illustrated in [35, 36].
MTJ resistance varies with (a) oxide thickness and (b) applied
voltage.
Fig. 9(a) shows the domain wall displacement in a
CoFe sample with cross-section of 160nm × 0.6nm for a
charge current density of J = 0.1× 1012A/m2. The grid
size was taken to be 4×4×0.6nm3. Fig. 9(b) depicts the
variation of the domain wall velocity with input charge
current density. The velocity increases linearly with the
current density and ultimately reaches a saturation ve-
locity. The graphs are in good agreement with results
illustrated in [21] for the same multilayer structure de-
scribed in this section. Fig. 9(c) illustrates the fact that
the domain wall displacement is directly proportional to
the magnitude of the programming current (for domain
wall velocities below the saturation regime). For a dura-
tion of 1ns, a maximum current of ∼ 80µA is required
to displace the domain wall from one edge of the FM to
the other edge.
Non-Equilibrium Green’s Function (NEGF) based
transport simulation framework [37] was used to model
the variation of the MTJ resistance with oxide thickness
(Fig. 10(a)) and applied voltage (Fig. 10(b)) respec-
tively. In order to determine the MTJ resistance for a FM
with a domain wall separating two oppositely polarized
magnetized domains, the NEGF based simulator [37] was
modified by considering the parallel connection of three
MTJs. The magnetization direction of the FL of the
three MTJs were considered parallel, anti-parallel and
perpendicular (domain wall) to the pinned layer magne-
tization. The length of the first two MTJs was varied
according to the position of the domain wall while the
width of the third MTJ was taken to be equal to the
domain wall width. Fig. 11(a) depicts the variation of
the device conductance with domain wall position (ori-
gin at the middle of the FM). In order to ensure proper
synaptic functionality, it is also essential that the device
resistance (for a particular position of the domain wall)
does not vary with the voltage drop across the device.
This is ensured by appropriately interfacing the device
with the DPI circuit discussed earlier to generate the
synaptic dynamics. The range of synapse resistances are
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FIG. 11. (a) Linear variation of device conductance with do-
main wall position. (b) Programming circuit simulation to
generate the STDP characteristics in the proposed spintronic
synapse.
in the MΩ range while the current flowing through the
MTJ is in the range of a few nAs. Hence the voltage drop
across the MTJ should be ∼ a few mV (< 100mV ). It
is apparent from Fig. 10(b) that the operating range of
VMTJ is low enough to ensure negligible variation of the
device conductance with device voltage drop for a par-
ticular domain wall position. As explained in the earlier
section, such a linear variation of the device conductance
with domain wall position results in the programming
current being directly proportional to the relative con-
ductance (weight) change involved. Hence the temporal
profile of the necessary programming current also follows
the STDP characteristics.
V.3. Circuit Level Simulations
The programming and neuron circuits were simulated
using a standard cell library in 45nm commercial CMOS
technology. Although biological time scales are in the
range of ∼ ms, it is not essential to limit the processing
speed of the circuit to such slow time constants for im-
plementing pattern recognition systems [6]. The circuits
were designed to operate at time constants in the range
of ∼ µs.
Fig. 11 (b) shows the response of the programming cir-
cuit for the case when the programming current path is
active throughout the simulation time. The gate voltage
of the transistor MSTDP increases linearly and is reset
at each input pulse leading to exponential sub-threshold
current dynamics. The average power consumption of
the circuit is 0.46µW for the entire positive time win-
dow. The duration of the time window can be varied
by changing the capacitance value. Further, this pro-
gramming circuit can be shared by synapses in a par-
ticular column. It is worth noting here, that this power
consumption does not include the power consumed in
the MSTDP transistor as current will flow through it
only when the programming current path is activated
for 1ns. The supply voltage for MSTDP transistor was
maintained at 600mV and hence the maximum amount
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of energy consumption involved in synapse programming
is ∼ 48fJ(600mV × 80µA× 1ns) per synaptic event.
Fig. 12 depicts the response of the CMOS neuron to
a constant input current. As explained earlier, spike fre-
quency adaptation scheme reduces the spike frequency
to a steady state value. For a membrane capacitance of
50fF , the average power consumption of the circuit was
∼5.7pJ/ spike.
V.4. System Level Simulations
The device and circuit behavioral models were used to
simulate an SNN for digit recognition problems. The in-
put images (28 × 28 pixels) used for training was taken
from the MNIST dataset [38]. The images were rate en-
coded and an array of 100 excitatory neurons was used
to simulate the self-learning functionality of synapses in
SNNs. Fig. 13 (a) demonstrates the SNN topology used
for the recognition problem arranged in a crossbar ar-
ray fashion. Synapses present at the crosspoints joining
the inputs to the excitatory neurons can be programmed
depending on the temporal spiking patterns of the pre-
and post-neuron. Note that a synapse is absent at the
crosspoint joining the excitatory to the inhibitory neu-
ron. Inhibitory neurons are exactly similar to the exci-
tatory neurons except that the output voltage spikes are
negative.
Fig. 13 (b)-(c) depicts synapse weights plotted in
28× 28 array (same as input images) for each of the 100
neurons used for the recognition purpose. Initially all the
weights are random. However, as learning progresses the
synapses of each neuron start learning generic represen-
tations of the various digits. Thus a particular neuron
becomes more sensitive to the digit whose generic rep-
resentation is being stored in its synapse weights since
it will fire more if input spike trains are received at the
pixel locations corresponding to high synaptic weights.
The various system level simulation parameters have
been outlined in Table II. The parameters were tuned
to achieve learning ability in the synapses. The units of
the time constants are with respect to the duration of
each timestep in the simulation. For this work, the cir-
cuits were designed to operate in ∼ µs time scale as men-
tioned before. It is worth noting here that the manner
in which the time constants and other parameters can be
tuned in the circuit level simulations have been discussed
in the previous section. The numbers in braces represent
the value corresponding to the inhibitory neuron.
Additionally, we would like to mention here, that such
neuromorphic systems are significantly robust to impreci-
sion due to device mismatch, variability and noise effects
due to the adaptive nature of such computations involv-
ing plasticity, homeostasis and feedback mechanisms [28].
Further, authors in Ref. [39] demonstrate the immunity
of such single layer SNNs based on crossbar arrays of re-
TABLE II. System Simulation Parameters
Parameters Value
No. of excitatory/inhibitory neurons 100
Probability of input spike per timestep 0 − 0.06375
Number of timesteps per image 350
STDP time constants 100(1)
Neuron time constants 10(10)
Post-synaptic current time constants 1 (2)
sistive synapses with lateral inhibition and homeostasis
effects to variations and non-idealities in typical resistive
synaptic devices and CMOS neuron circuits. In partic-
ular, we performed an analysis of the impact of varia-
tions in the oxide thickness/MTJ synaptic conductances
on the classification accuracy of the system. Almost no
degradation in classification accuracy was observed for
the 100-neuron network even with 25% variation in the
resistances of the spintronic synapses.
VI. CONCLUSIONS
While prior proposals have investigated mono-domain
spintronic devices for implementing spiking neurons [41]
and short-term plasticity effects [42], to the best of our
knowledge this is the first work to propose a hybrid
spintronic-CMOS SNN design with self-learning (from
the device to the system level) based on a three-terminal
multi-domain spintronic synapse device structure consist-
ing of decoupled spike transmission and programming
current paths. This is advantageous for implementa-
tion of neuromorphic systems capable of on-chip learn-
ing since the programming current path is independent
of the read current path. Interface CMOS circuit design
for self-learning is highly simplified since the resistance
in the programming current path is constant and deter-
mined mainly by the HM resistance and independent of
the synapse conductance.
Table III provides a comparative analysis of our spin-
tronic synapse (calibrated to experiments performed in
Ref. [22]) with other proposed synaptic devices. Synap-
tic device structures based on emerging post-CMOS tech-
nologies [7, 8, 11] are usually two-terminal devices and
do not offer de-coupled programming and read current
paths. Additionally they are usually characterized by
relatively high programming energies. In contrast, our
proposed synapse offers low programming energy and re-
quires very small programming time. A maximum pro-
gramming energy of ∼ 48fJ is consumed per synaptic
event due to the highly energy-efficient spin-orbit torque
induced synaptic plasticity. Three terminal synaptic de-
vices based on FeFET [10] and floating gate transistors
[9] have been also proposed. However, the programming
11
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in such devices is usually accomplished through the gate
terminal and a high gate voltage is usually applied across
a very thin oxide [9, 10] leading to reliability issues, in
addition to associated high power consumption. Pro-
gramming is also relatively slow in such three terminal
synaptic devices [9, 10]. It is worth noting here, that
the current flowing through the oxide in the MTJ struc-
ture for our proposed synapse is the read current which
is ∼ nA and drives sub-threshold CMOS circuits. SRAM
based synapses have been also proposed for digital CMOS
based SNN design [6]. However, for implementing 1 bit
of the synapse, an 8-T SRAM cell has to be used, thereby
leading to significant area overhead for implementation
of a single synapse [6]. In addition, learning circuits
will involve multiple digital counters and will be more
area/power consuming than our proposed design.
Interested readers are referred to Ref. [43] for a dis-
cussion on the practical implementation of arrays of
such spintronic devices interfaced with CMOS transis-
tors. The size limitation of crossbar arrays of such spin-
tronic devices is determined by the driving capabilities
of rows of the array by input voltages in the presence of
parasitics. In addition, sneak paths also become a poten-
tial issue for large crossbar arrays in order to implement
on-chip learning. These are concerns that are equally
valid for spin-devices and other memristive technologies,
in general. However, it is worth noting here that com-
putation occurring in a large crossbar can be distributed
easily among smaller crossbar arrays by simply replac-
ing the large unit by an equivalent number of smaller
crossbar units using peripheral control circuitry.
In conclusion, we formulated a device, circuit and al-
gorithm co-simulation framework calibrated to experi-
mental results to validate the functionalities and perfor-
mance of the proposed hybrid spintronic-CMOS based
SNN design with on-chip learning. We proposed circuit
primitives for generating STDP in the proposed synapse
and demonstrated how such synaptic devices could be ar-
ranged in a crossbar fashion leading to an area and power
efficient SNN implementation that is capable of recogniz-
ing patterns in input data. Simulation studies indicate
the efficiency of the proposed hybrid spintronic-CMOS
based SNN design as an ultra-low power neuromorphic
computing platform capable of online learning.
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Floating gate transistor
[9]
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CMOS technology)
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100µs (injection)
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